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ABSTRACT
An algorithm is described for reconfiguring a 2-dimensional VLSI array on a silicon 
wafer that has some faulty cells. The functional cells of the array are intercon­
nected in order to simulate a fault-free array of smaller size, where the interconnec­
tion wires are routed inside horizontal and vertical channels, according to the 
Manhattan model. The concept of simulation distance is introduced, and it is shown 
to be related to the length of the longest interconnection wire. The algorithm makes 
use of network flow techniques in order to find a wiring with minimum simulation 
distance. This results in a practical heuristic for minimizing the maximum wire 
length. The complexity and performance of this algorithm are also discussed in the 
paper.
KEYWORDS: network flow, VLSI array, fault tolerance.
1
1. INTRODUCTION
The technique of wafer scale integration for VLSI circuits has received considerable attention 
in recent years. The basic idea is to assemble a large system of processors, or cells, on a single sili­
con wafer so that the chip packaging costs are cut off. Due to the physical and technological limits 
of the integration process, some cells of the wafer can be defective, or "dead". Therefore, the prob­
lem arises of reconfiguring the interconnection network using the "live" cells.
The reconfiguration of one and two-dimensional arrays of cells, typical of VLSI systolic 
architectures, has been investigated in [4, 2]. In both papers, a probabilistic model of cell failure is 
adopted and algorithms for minimizing the maximum wire length in the reconstructed array are 
given. Channel width and area penalties are also considered.
In this paper we present a new approach to the problem of reconfiguring two-dimensional 
arrays, based on network flow techniques. Section 2 illustrates the basic ideas on which our 
approach is based. In Section 3, we give an algorithm for the reconstruction of two-dimensional 
arrays. Section 4 contains some conclusive remarks.
2. PRELIMINARIES
We assume the same model for the wafer scale system as in [4]. The cells are positioned in a 
\fn X\fn array. The strips between two rows or columns of cells are called channels. Each chan­
nel contains a fixed number of tracks on which the interconnection wires are routed. Suppose that 
m cells in the array are dead. We investigate the problem of interconnecting the remaining live 
cells into a square array of size [Vn — m Jx|\/tt —m J, with the goal of minimizing the maximum 
wire length in the reconstructed array. See an example in figs. 1 and 2, taken from [4],
Consider the distribution of faults shown in fig. 3. It is easy to see that the wiring of fig. 4 
provides an optimal reconstruction. This observation suggests the following reconfiguration stra­
tegy:
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□ X □ □ X X □ X
□ □ X X X □ □ X
X □ X X □ X □ □
□ □ X □ □ X X X
□ □ □ X X □ □ X
□ X X □ X □ X □
□ □ □ X X □ □ □
X □ □ X □ X □ □
Figure 1 A square array of 64 cells. The live cells are
represented by a square. The dead cells are represented by a 
cross.
Figure 2 Example of reconfiguration of the array in fig. 1, so 
that the live cells form a square array of 36 cells.
(1) Select an intermediate array whose dead cell distribution consists of exactly yfn — V 
rows and yfn — \!n — m columns.
n —m
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(2 ) Interconnect the live cells of the given array in order to construct the intermediate array.
(3) Route the intermediate array by connecting each live cell to the closest live cells on the same 
row or column.
□ □ X D □ X □ □
□ □ X □ □ X □ D
X X X X X X X X
□ □ X □ □ X □ □
□ □ X □ □ X □ □
X X X X X X X X
□ □ X □ □ X □ □
□ □ X □ □ X □ □
Figure 3 An array of 64 cells whose dead cells are arranged 
into two rows and two columns.
□ — D - ^ S X - Q — □ — □
□—D -^V -C I— O -X X -O — □
Figure 4 Optimal reconfiguration of the array in fig. 3.
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The second step can be viewed as a simulation of the intermediate array by the original one.
\
Namely, each live cell of the intermediate array is simulated by a distinct live cell of the original 
array.
We introduce now the basic terminology on network flows, to be used in the next sections.
A (flow) network is a 6-tuple N = ( U ,A ,b ,c ,s ,t ) where:
(1) U is a set of nodes',
(2) A QU XU is a set of directed arcs (the digraph with vertex set V and arc set A is called under­
lying digraph of AO;
(3) b :U U  A -*N  associates to all nodes and arcs a nonnegative integer capacity',
(4) c :A -* N associates to each arc a nonnegative integer cost:
(5) s and t are two designated nodes called the source and the sink, respectively.
A flow for A  is a function /  :A -»R that satisfies the following conditions:
(1) 0 ^  /  (u ,v ) ^  b (u ,v ) for all (u ,v ) € A :
(2) 21 f ( u , v ) ~  21 f ( v , w ) ^ b ( v )  for all v € U — {5 , i }.
u : (u ,v ) € A w : (v  ,w ) € A
The cost of the flow /  is the quantity:
C O S T (/)=  £  c (u ,v )•/ (u ,v ).
(u ,v ) € A
The value of the flow /  is given by:
VALUEC/ ) = £  /  (j ,v ).
v : (s ,v ) € A
A minimum cost flow o f value <f> for N is a flow /  for N  such that VALUE( /  ) = 0  and COST(/  ) is 
minimum.
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3. THE NETWORK FLOW TECHNIQUE
We represent the 2-dimensional array with an undirected graph G = (V JL ), where:
V = { ( i , y ) l  1 ^  i ,'] ^  'Jn }, and 
E = {((£ ,j  ),{k X )) I li - k  I + \j - l  I = 1 } .
Let dG {u ,v ) denote the distance between vertices u and v in the graph G. The dead cells are in a 
subset of V, denoted by D.
In the rest of this section, we assume that the intermediate array is given and we denote by T 
the set of its dead cells, which we call target. Note that IT I ^ t D I. The simulation between the 
cells of the original and intermediate array is expressed by a function <J mapping vertices into ver­
tices where cr(u ) = v iff cell v of the intermediate array is simulated by cell u of the original array. 
The function cr must satisfy the following properties:
(1) no cell is simulated by more than one cell:
(2) only the live cells can perform simulations:
(3) no dead cell in the target is simulated:
(4) all cells outside the target have to be simulated.
More formally, this can be expressed by defining a  as a one-to-one function (property l )  
mapping the set V —D (property 2) into the set V — {D  p| T ) (property 3), such that, for all 
v 6 V — T , there exists a vertex u such that cr(u ) = v (property 4). We associate to cr a directed 
graph G a = (V ff,^ a), where V a = V — (Z> P| T ) and {u ,v ) 6 A a whenever cr(u ) = v .
Lemma 1 A function cr is a simulation mapping if and only if the graph G a consists of disjoint 
paths that are either cycles of one or more live cells or chains starting from a live cell in the target, 
ending at a dead cell outside the target, and having the intermediate cells all live. Furthermore, the 
number of these chains is exactly I D P| (V — T ) I.
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Proof: Assume that or is a simulation mapping. Since cr is injective, each vertex in V a has at most 
one ingoing and one outgoing arc. This implies that G CT consists of disjoint cycles and/or chains. 
Because cr is defined on the set of live cells, then each cycle in G a contains only live cells and every 
chain in G a consists of all live cells, but the last one, which is a dead cell outside the target. 
Furthermore, all chains start at a live cell inside the target, since each vertex in V — T has an 
inverse mapping. Finally, each dead cell outside the target has an ingoing arc, so that the number 
of chains is exactly ID P) (V — T ) I. This completes the proof of the Ordy-If part. The proof of 
the I f  part readily follows. □
Let dG (u ,v ) denote the distance between vertices u and v in the graph G, i.e. the minimum 
number of edges in any path from u to v. The maximum wire length l ̂  in the interconnection of the 
intermediate array generated by cr is given by:
l(j = max {dG (u ,v ) I (cr(u ),cr(v ) ) € £ } .
We introduce now the concept of simulation distance d a, defined by:
d a = max {dG (u ,cr(u )) I u £ V a),
which is related to the maximum wire length as stated in the following proposition.
Proposition 1 Let cr be a simulation mapping, then l a ^ 2d a + 1.
Proof: A consequence of the inequality: dG (u ,v ) ^ dG (u ,w ) + dG (w ,v ). □
Given a positive integer k, an auxiliary graph can be used to check whether d a ^ k . Let 
G ^  = ( U ,.A ^ )) be the directed graph defined as follows.
( 1 ) u = v  u {i , t }, where s and t are two new distinct vertices.
(2) A (A } = As (J  A f f  ) |J A t , where:
A, = (G ,u) I u€ f|(v - 0 )}.
Am l =  l ( « , v ) i V  XV I u € V — D , v  € V — (Z> f") ^  )• and de (u ,v ) ^  k ), and
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A t = { ( u , t )  I u € D  r | (^  - T ) } .
The length o f arc (u ,v ) in A^k  ̂ is defined as the distance between u and v in G. Fig. 5 shows 
the digraph G (1) corresponding to the array of fig. 1 and to the target of fig. 3.
Proposition 2 Let G, D and T be an instance of the simulation problem. Then there exists a simu­
lation function cr with simulation distance d (T = k if and only if the digraph G ^  contains 
ID ( V — T ) I disjoint directed paths from j to t.
Proof: Follows from the definition of G ^  and Lemma 1. □
In order to minimize the global wire length in the reconstruction of the intermediate array, 
we look for a set o f disjoint paths in G^k  ̂ with minimum global length. Moreover, it is convenient 
to choose the arcs in each path as short as possible, so to decrease the probability that l a attains the 
bound 2d a + 1. For this purpose, we can associate a cost c (u ,v ) = x(dG (u ,v )) to each arc (u ,v ) in
Figure 5 The digraph G (1) corresponding to the array of fig. 
1 and to the target of fig. 3. The dead cells outside the target 
are represented by a circle. The live cells inside the target 
are represented by a triangle. Only the arcs in Aw(1) are 
shown, where an arc without arrow stands for a pair of 
symmetric arcs.
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A \ depending on the length of the arc, so that the following conditions are satisfied:
(1) x(d i + • • • + dp ) > x U i )  + • • • + x (dp ). for all dt € N, i = 1, ,
(2) x(c i) + ‘ ’ + X(c9 ) < Xfa i) + ‘ • + X&p ) implies
c ! + ••• + cq < d ! + ••• + dp , for all c i ,<7 ̂ 6 N, i — 1, . . . , q , j  = 1, . . . , p .
Both conditions are fulfilled by the cost function ) = d 1+€, provided € is a sufficiently 
small positive constant.
Now. we present the algorithm SIM that finds a simulation function cr with minimum simu­
lation distance, given a positive integer n, and the sets D and T of dead and target cells, respec­
tively.
Algorithm SIM
Input: positive integer n, sets D and T of dead and target cells, respectively;
Output: simulation function cr with minimum simulation distance, 
begin
4> := ID f| (V  ~ T )  I:
BUILDNET (1,7V(1)); 
if MAXFLOW  (7V(1)) ^  <f> 
then begin
/  MINCOST FLOW  (7V(1\</>);
SIGMA (7V(1), /  ,cr)
end
else begin
a :=  1 ;
b := 2 \fn — 2;
k := [(a + b )/2j;
repeat
BUILDNET (k ,N{k }); 
if MAXFLOW  (TV(* >) ^  <f> 
then b := k 
else a := k ; 
k [(a + b )/2] 
until a = b ;




procedure BUILDNET (k ,N(k }); 
begin
Build the auxiliary flow network = ( U ,A ^ ,̂6 ,c ,5 ,£ ) 
as follows:
the underlying digraph of TV(* ) is G (* ^
each vertex and arc has unit capacity;
each arc (u ,v ) in A^k ) has cost c (u ,v ) = (dG (u ,v ))* +
for all the remaining arcs c (u ,v ) = 0.
end;
procedure SIGMA (TV ̂  \ f  ,cr); 
begin
for each arc (u ,v ) G A^k  ̂do 
if  /  (u y  ) = 1
then cr(u ) := v ;
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end;
function MAXFLOW (N  ); 
begin
Return the maximum flow value for the networkJV.
end;
function MINCOSTFLOW (N  ,0); 
begin
Return a minimum cost flow of value 0  for the networkJV.
end;
Figs. 6 and 7 show the application of algorithm SIM to the array of fig. 1.
Figure 6 Minimum cost flow in the network N (2) 
corresponding to the array of fig. 1 and to the target of fig. 3. 
Only the arcs in A ^  with nonzero (unit) flow are shown. 
Note that k = 2 is the minimum value for which N^k  ̂ ad­
mits a feasible flow of value ID P) (V — T ) I = 15.
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Figure 7 Reconfiguration of the array in fig. 1 produced by 
the algorithm SIM.
Proposition 3 Algorithm SIM correctly computes a simulation function cr with minimum simula­
tion distance in O ( n 3) time.
Proof: The correctness of the algorithm follows from the fact that any minimum cost flow for 
N^k  ̂o f value 0  = ID D ( V —T )  I consists of 0  disjoint paths from s to t [5].
At most O ( l o g n )  maximum flow computations are performed, each taking time 0 ( n 25) [1, 
cap. 6]. The minimum cost flow computation is executed only once, and has complexity 0 ( n 3) [3, 
cap. 4]. □
4. CONCLUDING REMARKS
The algorithm described in the previous section assumes that the target is given. Two criteria 
seem to be suitable to select a "good" target:
(1) maximum covering of the dead cells:
(2) uniform distribution of the live cells outside the target.
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Critérium 1 is preferable if the number of uncovered cells is o ( I D I ).
A variation of the problem arises when the number of live cells is not a perfect square and all 
the live cells have to be used in the reconfiguration process. In this case the reconstructed array is a 
square array that misses some border cells, and the corresponding intermediate array can be con­
structed with a slight modification of the above technique.
The network approach can be extended in order to take into account also the channel width. 
Let ’Cl'C2̂ be the network obtained from  ̂ by assigning capacity c 1 to each node and capa­
city c 2 to each arc in A^k \ By using arguments similar to the ones of section 2, we obtain that if 
N  (I*0 i'C2) admits a  flow of value ID P| (V — T )  I , then there is a reconstruction of the array with 
maximum wire length and channel width bounded by c 2 and c 2, respectively.
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